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Effects of Self-Heating on fT and fmax
Performance of Graphene Field-Effect
Transistors
Marlene Bonmann, Marijana Krivic, Xinxin Yang, Andrei Vorobiev, Member, IEEE , Luca Banszerus,
Christoph Stampfer, Martin Otto, Daniel Neumaier, and Jan Stake, Senior Member, IEEE
Abstract— It has been shown that there can be a signif-
icant temperature increase in graphene field-effect transis-
tors (GFETs) operating under high drain bias, which is re-
quired for power gain. However, the possible effects of self-
heating on the high-frequency performance of GFETs have
been weakly addressed so far. In this work, we report on
a experimental and theoretical study of the effects of self-
heating on dc and high-frequency performance of GFETs by
introducing a method that allows accurate evaluation of the
effective channel temperature of GFETs with a submicron
gate length. In the method, theoretical expressions for the
transit frequency (fT) and maximum frequency of oscillation
(fmax) based on the small-signal equivalent circuit param-
eters are used in combination with models of the field
and temperature-dependent charge carrier concentration,
velocity and saturation velocity of GFETs. The thermal re-
sistances found by our method are in good agreement with
those obtained by solution of the Laplace equation, and by
the method of thermo-sensitive electrical parameters. Our
experiments and modeling indicate that self-heating can
significantly degrade the fT and fmax of GFETs at power
densities above 1 mW/µm2, from approximately 25 GHz to
20 GHz. This work provides valuable insights for further
development of GFETs, taking into account self-heating
effects on the high-frequency performance.
Index Terms— field-effect transistors, graphene, mi-
crowave amplifiers, self-heating, thermal resistances
I. INTRODUCTION
The implementation of the fairly new class of 2D materials,
such as graphene [1] and MoS2 [2], opens up opportunities
for new device concepts within electronics and optoelectronics
[3], [4]. Among the 2D materials graphene is considered as a
promising new channel material for advanced high-frequency
field-effect transistors due to its intrinsically high charge
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carrier mobility and saturation velocity [5]–[7]. Recently,
graphene field-effect transistors (GFETs) with state-of-the-
art extrinsic transit frequency fT = 34 GHz and maximum
frequency of oscillation fmax = 37 GHz at the gate length
Lg = 0.5µm have been demonstrated [8]. These values of fT
and fmax are already comparable to those of the best reported
Si MOSFETs, but still well below the III-V HEMTs [9]–[11].
It is well recognized that the development of GFETs, operating
in the amplifying mode, i.e. with high fmax, is challenging
due to relatively high drain conductance [12]. Additional
degradation is possible due to Joule heating, i.e., self-heating,
as it has been reported for other high-frequency devices, such
as III-V HEMTs [13], [14], and Schottky and heterostructure-
barrier-varactor diodes [15], [16]. A considerable increase in
temperature, up to several hundred Kelvin, in a graphene
sheet on a SiO2/Si substrate has been shown via infrared
microscopy and Raman spectroscopy at power densities above
0.1 mW/µm2 [17], [18]. These power densities are typical for
GFETs being developed for current and power amplification
applications [8], [19]. This underlines the importance of taking
into account the effects of self-heating in practical circuit ap-
plications such as GFET mixers and amplifiers [8], [20]–[22],
device modeling [23] and optimization of the high-frequency
performance, including the gain and noise performance [24].
Dc characteristics and the effect of self-heating on it have
been studied theoretically and experimentally [17], [25]–[27].
However, to the best of our knowledge, there are no reported
systematic theoretical or experimental studies addressing the
effects of self-heating, and/or external heating on the high
frequency performance, i.e., fT and fmax, of GFETs with
submicron gate length.
In this work, we provide a theoretical and experimental
study of the effects of self-heating and external heating on
dc and high-frequency performance of GFETs. In contrast to
the test structures used in previous temperature studies, the
GFETs considered in this work have the design and layout
that are practical for advanced high-frequency amplifier appli-
cations, as presented in [8]. Theoretical models that have been
developed for other device technologies are not applicable,
because they either require the knowledge of the thermal
conductivities [13] which is in the case of graphene hard
to access [28], or technology specific temperature-dependent
current-voltage dependencies [29]. Therefore, we develop a
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Fig. 1. (a) Device structure of the GFET. The GFET has two gate fingers with gate length Lg = 0.5µm and a total gate width ofWg = 2 · 15µm.
s is the separation between the gates, and La = 0.1µm is the ungated access length. The top oxide is tt = 18 nm thick Al2O3. hs =1 nm
Ti+15 nm Pd+250 nm Au and hg =10 nm Ti+290 nm Au, are the source and gate metal heights, respectively. The substrate is ts=300µm thick Si
with tb =1µm thick SiO2 on top. (b) The small-signal equivalent circuit of the GFET with extracted parameter values. (c) Infrared image of a GFET
at Vgs = 1.5 V and Vds = −1.5V. The gate, drain and source pads of the transistor are labeled and the dashed square indicates the GFET area
shown in (a).
method for evaluation of the effective GFET channel tem-
perature using measured dependencies of fT and fmax on the
drain voltage, i.e., dissipated power densities, and at different
external temperatures. For this purpose, theoretical expressions
for fT and fmax based on small-signal equivalent circuit
parameters are used in combination with models of the field-
dependent carrier velocity, and the temperature-dependent and
charge carrier concentration-dependent mobility and saturation
velocity of GFETs. In contrast to pulsed IV studies, which are
usually employed to investigate thermal effects, all velocity
saturation effects, such as optical phonon and remote optical
phonon scattering, are included and can be studied under the
real application conditions in this study [30].
We verify our method by comparing the values of the
thermal resistance found by our method, by employing a
thermal-resistance model based on the solution of Laplace
equation [14] and by thermo-sensitive electrical parameters,
i.e., the gate leakage current [31]. This work provides valu-
able insights for further device optimization considering the
heating effects, enabling the development of GFETs for high-
frequency applications.
II. METHOD
In the following, we introduce a new method for evaluating
the field-effect transistor effective channel temperature using
the measured values of the drain-source current (Ids), fT
and fmax. The method allows us to analyze effects of self-
heating and external heating on fT and fmax, on the output
conductance gds, on the effective charge carrier concentration
n, on the effective velocity v, on the saturation velocity
vsat, and on the charge carrier mobility µ. Measurements are
based on two-finger top-gated GFETs presented in [8] with
Lg=0.5µm and Wg = 2 · 15µm, and the ungated access
length La = 0.1µm. The top-dielectric is a tt = 18 nm
thick Al2O3 layer with relative permittivity εt = 7.5, and the
substrate is 1µm/300µm SiO2/high resistive Si. The device
structure is shown in Fig. 1(a). The properties are assumed to
be interchangeable for the gate fingers, i.e., not affected by
possible variations during fabrication.
A. Measurements
We used three different methods and cooresponding set-ups
for the measurements.
In the first set-up a QFI InfraScope was used to demonstrate
self-heating of the GFET, while using a dual-channel Keithley
Source Meter 2604B for biasing between the source-gate and
source-drain contact. The connection to the GFET is made
with ground-signal-ground dc probes. A reference measure-
ment with an unpowered device at a QFI InfraScope stage
temperature of 60 C◦ is conducted to attribute for different
emissivity of the different materials on the device sample
surface (gold, silicon oxide). Then the temperature is measured
under different bias conditions.
In the second set-up, S-parameters were measured using an
Agilent E8361A VNA, together with a Keithley Source Meter
2604B for biasing and a Temptronic ThermoChuck for con-
trolling the temperature of the sample holder. The connection
to the GFET is made with ground-signal-ground rf probes.
Calibration at the rf probe tips is performed with a standard
calibration substrate. The temperature was swept from room
temperature (RT) up to 100 ◦C and at each temperature the
bias between source and drain was swept from Vds = 0 to
−1.4 V and the source-gate bias is kept at Vgs=-1 V as optimal
bias for highest measured fT and fmax. For each bias point,
the measurements are delayed for 30 s to ensure measurement
conditions that do not incur fast charging effects of traps in
the gate oxide [32]–[34].
S-parameters were measured in the frequency range of 1-
50 GHz and were used to calculate the small-signal current
gain (h21) and the unilateral power gain (U ) [35], [36]. fT and
fmax are defined as the frequencies at which the magnitudes
of h21 and U , respectively, have decreased to 0 dB.
In the third set-up, IV-measurements were conducted with
a Cascade Summit 12000 probe station with a Temptronic
ThermoChuck System and an Agilent B1500A semiconductor
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Fig. 2. (a) Normalised drain resistance curves (Rds · Wg) versus gate voltage Vgs, together with the corresponding transfer curves at Vds =
−0.1 V. (b) Normalised drain current (Ids/Wg) at Vgs = −1V versus intrinsic power density Pdensity,int, together with the corresponding output
characteristics. (c) Transit frequency fT and (d) maximum frequency of oscillation fmax versusPdensity,int. The arrows indicates external temperatures
from Text=60, 70, 80, 90, and 100 ◦C.
analyzer. For this measurements, dc probes were used and
connected to one gate finger at a time. The external chuck
temperature and the dc bias were swept in the same way as
in the second set-up.
B. Parameter extraction
First, the output conductance gds is estimated by using the
measured values of fT and fmax and the equations for fT and
fmax based on small-signal equivalent circuit parameters of the


















where Cgs and Cgd are the gate-source and gate-drain capaci-
tances, CPAD is the parasitic pad capacitance and Cox = εt/tt
is the oxide capacitance per unit area, ri is the charging
resistance, and RD=RS=RC/2 are the drain/source resistances,
where RS and RD consist of the metal-graphene contact
resistance and the resistance of the ungated channel access
length La of the graphene channel. The contact resistance RC
is found from fitting the drain-source resistance model to the
measured drain-source resistance [39] and changes in the range
of 20-23 Ω with temperature varying in the range of 60-100 ◦C.
The other small-signal parameters are found from fitting of
the small-signal equivalent circuit model to the measured S-
parameters and are summarized in Fig. 2(b). In contrast to
semiconductor MOSFETs, the capacitances Cgs and Cgd of
GFETs are not significantly changing with Vds, due to the lack
of a bandgap in graphene which prevents the formation of a
depletion region at the drain, and can be considered constant
within the studied bias range. The capacitance values can be
taken from [8] as CPAD = 7 fF, and Cgs ≈ 0.5CoxLgWg and
Cgd ≈ 0.2CoxLgWg. The value ri ≈ 1/(3 · gm) is the charging
resistance of the gate-source capacitance [37].
To obtain gds, (1) is rewritten to solve for gm and substituted
into (2), which is then solved for gds.
Second, the found gds is used to calculate gm.






Equation 3 is derived from the expression for the intrinsic
transit frequency fT,int = gm/(2πCgs) = v/(2πLg) [37], with
the difference that Cgd needs to be included since GFETs
exhibit no real depletion region in the channel [40]. Fourth,
knowing the effective charge carrier velocity allows estimating
the effective charge carrier concentration n using the measured
drain current Ids and the relation:
n =
Ids
q ·Wg · v
. (4)
In the last step, the field-dependent velocity model [41]:
v′ =
µ · Eds,int





is used together with the temperature- and charge carrier
concentration-dependent saturation velocity vsat [27]:












and temperature- and charge carrier concentration-dependent
low-field mobility µ [27]:




1 + (T/Tref − 1)β
. (7)
to solve for the channel temperature T at v = v′. Eds,int =
(Vds − RC · Ids)/Lg is the intrinsic electric field and γ = 3
is a model parameter, NOP = 1/[exp(~ωOP/kBT ) − 1] is the
phonon occupation, ~ωOP ≈ 81 eV the optical phonon energy,
µ0 = 0.17 m2/Vs is the low-field mobility found from fitting
the drain-source resistance model [39] to the measured drain-
source resistance, and the parameters nref = 1.1 · 1013 cm−2,
Tref = 250 K, α = 2.2, and β = 3 [27]. The analysis of the
results below focuses on the bias range Vds = −0.5 to -1.4 V
since (7) is limited to n > 2 · 1016m−2 [27].
The derivative of the found temperature T with respect to
the intrinsic dissipated power Pint = Pdensity,int · Lg · Wg =
(Vds − RCIds) · Ids is used to estimate the thermal resistance
Rth of the GFETs.
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Fig. 3. (a) The effective channel temperature T derived using (1-7) (symbols) versus intrinsic dissipated power density Pdensity,int (corresponds
to Vds in the range -0.3 to -1.4 V) at external temperatures Text=25, 60, 80 and 100 ◦C. The lines are polynomial fitting curves. The temperatures
calculated by the thermal-resistance model (dashed lines) [14] are also shown. (b) Thermal resistanceRth versus intrinsic dissipated power density
Pdensity,int estimated as derivative of the polynomial fit in (a) and estimated by the thermal-resistance model (dashed line). (c) Gate leakage current Ig
versus Pdensity,int and Text ranging from 25 ◦C to 100 ◦C. (d)Rth versus Pdensity,int estimated by the method of thermo-sensitive electrical parameters
(circles) with polynomial fitting curves (solid lines).
Additionally, the method of thermo-sensitive electrical pa-
rameters (TSEP) is used to estimate Rth. The TSEP method
relies on the thermal dependence of electrical properties, such
as the threshold voltage and saturation current, to estimate
the temperature of semiconductor devices where the channel
is not accessible by direct temperature measurement methods
[31]. In this work, we employ the temperature dependence
of the gate leakage current (Ig). Fig. 2(c) shows that Ig
increases exponentially with Pdensity,int and Text due to external
heating and self-heating in agreement with the most proba-
ble conduction mechanisms, such as Poole-Frenkel transport
mechanism and the field-enhanced Schottky mechanism [42].
Rth is found based on the differential of the gate leakage
current Ig with respect to Pint and the temperature T as Rth =
(∂Ig/∂Pint) · (∂T/∂Ig). For Pdensity,int below 0.4 mW/µm2 the
leakage current is too small to observe a significant change
in Ig with changing Pdensity,int or Text. The estimate of Rth
analyzed below is evaluated for Pdensity,int > 0.4 mW/µm2.
Furthermore, we calculated Rth by an analytical thermal-
resistance model [14].
Finally, we analyze the potential performance of GFETs as-
suming that there is no degrading due to self-heating by using
the charge carrier concentration found from measurements and
then estimating v′ using (7), (6), and (5) at different external
temperatures. Knowing v and n allows us to calculate Ids as:
Ids = q ·Wg · v′ · n, (8)
and gm using (3). Since, in this case, Ids is not affected by
self-heating at high fields, we can estimate gds as the derivative






Then, fT and fmax are calculated using (1) and (2), respec-
tively.
III. RESULTS AND DISCUSSION
Investigation of the GFETs by IR microscopy shows clearly
that the temperature in the channel region increases with
drain bias, as seen in Fig. 1(c). Since the top oxide layer
and metal layer are very thin, the temperature on the top
of the gate metal can be assumed to be the same as in the
channel. However, we can assume that the IR microscope
underestimates the real channel temperature, due to resolution
limitations of approximately 1.6µm per pixel which is larger
than Lg = 0.5µm.
Fig. 2 shows the measured drain-source resistance divided
by the gate width and the drain current divided by the gate
width as well as fT and fmax versus the intrinsic dissipated
power density at different external temperatures of Text= 60,
70, 80, 90, and 100 ◦C. It can be seen from Fig. 2(a) that
the voltage for minimal conductance, e.g. the Dirac voltage
(VDir) shifts with the measurements which can be explained
by charge carrier detrapping [34]. Detrapping is a thermally
activated process leading to the release of more electrons from
traps with increasing temperature supported by the negative
bias at the gate. This leads to the observed shift from positive
VDir for the first few measurement sweeps to VDir ≈ 0 V.
The resistance is larger at higher external temperatures. This
can be associated with a decrease of the low-field mobility
with higher temperature (eq. 7), but also with the charge
detrapping from the oxide, which leads to a reduction of
the residual charge carrier concentration, which originates
from charge inhomogeneities in the channel. Additionally, the
contact resistance increases slightly from 20 Ω to 23 Ω.
Fig. 2(b) shows that the drain-source current Ids is saturating
at intrinsic power densities Pdensity,int = (Vds − RC · Ids) ·
Ids/(Lg ·Wg) of approximately 1 mW/µm2, which corresponds
to Vds = −1 V and an intrinsic lateral field of Eds,int ≈ 1 V/µm
consistent with previous publications [27], [32]. Depending on
the bias condition, it is possible to observe a so-called ”kink”
in the output curve of GFETs. This is attributed to the lack of a
bandgap of graphene, which leads to the change of the charge
carrier type at the drain side of the GFET channel instead of
the formation of a depletion region as in semiconductor coun-
terparts. In our measurements, this condition can be reached at
Vds ≈ −1 V (for Text = 100◦C) when Vds ≈ Vgs−VDir. Taking
into account the typical width of the kink of approximately
0.5 V [8], one can expect observing the kink at -Vds above
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Fig. 4. (a) Charge carrier concentration n derived from measurements at Text = 25 and 100 ◦C versus intrinsic electric field Eds,int (solid and
open squares, respectively) together with a polynomial fitting curve of the average of these two that is used for the calculations of the solid and
dashed lines in (c)-(f). (b) Charge carrier concentration n versus applied gate voltage Vgs − VDir at Text = 25, 100, 200, 300 ◦C calculated as
in [43]. (c) Low-field mobility µ calculated using (7), (d) velocity saturation vsat calculated using (6), (e) effective drift velocity v calculated using
(5), and (f) drain current divided by gate width Ids/Wg versus drain-source intrinsic electric field Eds,int, where Ids is measured or calculated using
(8). In (c)-(e), the lines are dependencies simulated without self-heating for Text = 25, 100, and 250 ◦C (solid, dashed-dotted and dashed lines,
respectively).
1.5 V, which is out of the studied Vds range, see Fig. 2(b). The
weak decrease in saturation current of 5 % above Vds¿1 V
with larger Text can be explained by the decreasing saturation
velocity and mobility with temperature. Fig. 2(c-d) shows
that both the values of fT and fmax decrease rapidly starting
from Pdensity,int ≈ 1 mW/µm2. The strong decrease of fT has
been similarly observed in InGaP/GaAs heterojunction bipolar
transistors [44]. As seen, the effect of the extrinsic temperature
on fmax is more remarkable than on fT. It will be shown below
that the decrease in fT and fmax at higher Pdensity,int can be fully
explained by self-heating. Fig. 3(a) shows the effective channel
temperature found using (1-7) and calculated by the thermal-
resistance model [14] for different Text. The temperatures ex-
tracted by the method presented in this work increase strongly
for Pdensity,int > 1 mW/µm2 while the thermal-resistance model
predicts lower temperatures. Fig. 3(b) shows the thermal
resistance extracted as the derivative of the polynomial fit
in Fig. 3(a) together with Rth estimated by the thermal-
resistance model. For low Pdensity,int ≈ 0.6 mW/µm2, the
thermal resistance estimated by the thermal-resistance model
Rth ≈ 6 kK/W agrees well with the temperatures extracted
by the method presented in this work. The disagreement at
higher Pint and external temperatures can be explained by an
increase in the thermal resistances, which is not taken into
account sufficiently by the thermal-resistance model for the
GFET system. To evaluate Rth by yet another method we
use the temperature and dissipated power dependence of Ig to
extract Rth using the TSEP method [31], [45] as described in
the METHOD section. Fig. 3(c) shows the gate leakage current
(Ig) versus Pdensity,int, which is used to estimate Rth estimated
by the TSEP method shown in Fig. 3(d). The resolution ratio
of the TSEP method is approximately 0.2. Fig. 3(d) shows the
Rth estimated by the TSEP method versus Pdensity,int. It can be
seen that the Rth evaluated by the TSEP method agrees fairly
well with that calculated with our proposed method. The Rth
increases with Pdensity,int and Text, explaining, as expected, the
deviations of temperature evaluated by the method presented in
this work and the thermal-resistance model at higher Pdensity,int
and Text; see Fig. 3(a) and (b). The temperature dependence
of Rth can be explained by the temperature dependence of
the thermal conductivity of the involved materials that may
decrease by half for an increase in the temperature by self-
heating of approximately 300 K [46], [47]. This is associated
with more intensive phonon scattering at higher temperatures,
since the thermal conductivity is related to the mean-free
path and the phonon group velocity [46], [47]. Analysis of
Fig. 2(c),(d) and Fig. 3(a) allows us to conclude that the
decrease in fT and fmax and higher Pdensity,int, respectively,
can be fully explained by self-heating. Indeed, ∆Pdensity,int of
approximately 0.4 mW/µm2 results in ∆T of approximately
40 ◦C; see Fig. 3(a). On the other hand, the corresponding
increase in Pdensity,int from 1.0 to 1.4 mW/µm2 results in the
decrease of fmax from approximately 20 to 10 GHz, which
is similar to that caused by the increase in Text from 60
to 100 ◦C in the same power region; see Fig. 2(d). Other
mechanisms that are causing irreversible degradation, such as
oxide breakdown or current breakdown can be ruled out since
the GFETs recovered after measurements and the gate leakage
current is low, i.e., in the nA range, even at high fields and
temperatures, and the breakdown current density of graphene
has been shown to be three orders of magnitude larger than
the maximum current density in this work [48].
Thus, self-heating clearly affects the high-frequency per-
formance of GFETs limiting fT and fmax at higher source-
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Fig. 5. (a) Transconductance divided by gate width gm/Wg, (b) output conductance divided by gate width gds/Wg, (c) fT, and (d) fmax versus
intrinsic drain-source electric field Eds,int (corresponding to Vds in the range from -0.2 to -1.4 V) derived from measurements using (1)-(2) for Text
= 25 and 100 ◦C (solid and open squares, respectively) and simulated without self-heating using (9) for Text = 25, 100 and 250 ◦C (solid, dashed-
dotted and dashed lines). In (b), gds/Wg is also shown, calculated using (9) from the measured Ids shown in Fig. 4(f) for Text = 25 and 100 ◦C
(solid and open circles, respectively).
drain fields. However, the self-heating effect can be controlled
and minimized by optimizing the transistor layouts and se-
lecting substrate materials with higher thermal conductivity.
Calculations, using the analytical thermal-resistance model,
indicate that the GFET thermal resistance associated with
the SiO2 layer dominates and is approximately 80 % of that
of the total SiO2/Si substrate. For comparison, the thermal
conductivity of sapphire, which, for example, can be used as
the GFET substrate without the SiO2 layer, is ≈ 35 W/mK
[49], which is significantly higher than that of SiO2 with
1.4 W/mK [50]. In the analysis below, we simulate the GFET
high-frequency performance with and without the self-heating
effect. Applying the equations discussed in the METHODS
section, we estimated the mobility µ, the saturation velocity
vsat, the effective channel velocity v, the drain-source current
Ids, the output conductance gds, and fT and fmax assuming
T = 27, 100 and 250 ◦C. Fig. 4(a) shows the charge carrier
concentration n estimated from the measured fT, fmax, and Ids
using (1)-(4). The increase of n with Eds,int can be explained
mainly by self-gating since there is no significant difference
in n for different Text. Applying Vds results in an effective
gate bias at the drain side of the channel which will alters the
charge carrier concentration. For illustration, Fig. 4(b) shows
the charge carrier concentration n versus the applied gate
voltage overdrive, Vgs − VDir, at different temperatures. The
charge carrier concentration constitutes the sum of thermally
generated charge carriers nth, residual charge carriers n0 due
to charged impurity doping [51], and gate induced charge
carriers ng. In our calculations n0 = 1 ·1016 m−2 and nth +ng
dependent on the position of the Fermi level is calculated
as in [43] and the relation between gate bias Vgs and EF
is established as Vgs = (Qg + Qox)/Cox + EF where Qg is
the charge in the graphene sheet and Qox the charge in the
oxide, which constitutes the charge trapped in deep traps and
interface states [43]. Fig. 4(b) shows that higher temperatures
only affect n noticeably close to |Vgs−VDir| = 0 V. Therefore,
we use the average charge carrier concentration n, shown in
Fig. 4(a), in (4), (6), and (7) to estimate Ids, µ, and vsat without
the effect of self-heating.
Figs. 4(c) and (d) show the low-field mobility µ and satu-
ration velocity vsat versus Eds,int. Comparing Figs. 4(c-d) and
Fig. 4(a) indicates that both µ and vsat correlate with variations
in the charge carrier concentration. When removing the effect
of self-heating (lines), the mobility increases from µ ≈ 0.1 to
0.16 m2/Vs and vsat from ≈ 2 ·105 to 2.3 ·105 m/s, for external
temperatures up to 100 ◦C. For Text above 100 ◦C, µ and vsat
and, hence, v are strongly degraded. The low-field mobility
below Eds,int = increases sharply due to the limitation of (7)
being only valid for n > 2 ·1016m−2 [27]. Fig. 4(e) shows the
effective drift velocity v in the channel versus Eds,int calculated
by (5). The velocity increases with increasing Eds,int according
to the field-dependent velocity model. At Eds,int ≈1.2 V/µm,
the velocity drops rapidly due to self-heating. If self-heating is
avoided, the velocity in the channel continues to increase by
approximately 20 % compared to the measurements with self-
heating. In Fig. 4(f), the measured drain-source current divided
by the gate width and Ids/Wg calculated without self-heating
using (8) are shown. The Ids without self-heating is larger at
high fields due to the larger velocity for Text=25 ◦C and 100 ◦C
and smaller for Text=250 ◦C due to a strong decrease in µ
and vsat. The good agreement of the measured and modeled
Ids at Eds,int = 1.8 V/µm and Text= 250 ◦C indicates that
the temperature estimate shown in Fig. 3(a) of approximately
250 ◦C at Pdensity,int =1.4 mW/µm2 is reasonable.
Fig. 5 shows gm/Wg, gds/Wg, fT and fmax versus Eds,int,
where gm and gds are estimated from measurements using
(1)-(2). The values of these parameters without self-heating
calculated using (9) are also shown. Due to the relation
between v and gm given by (3) the transconductance exhibits
the same dependence as v on Eds,int and Text. Fig. 5(b) shows
that gds extracted from fT and fmax is almost constant with
Eds,int. In addition, gds calculated using (9) and measured
Ids from Fig. 4(f) is shown. Due to self-heating effects, Ids
exhibits a slightly negative slope at high fields that results in
negative gds (out of bounds in Fig. 5(b)). Negative gds is also
observed in MOSFETs and HEMTs and is associated with
trapping and heating effects that lead to the reduction of the
effective applied gate voltage and a reduction of the saturation
velocity and mobility [52], [53]. The gds calculated without
self-heating follows first the slope of gds with self-heating and
then increases again at higher fields due to larger current Ids
(see Fig. 4(f)). Fig. 5 shows that fT and fmax are not notably
affected by self-heating for fields below 1 V/µm, which is
not surprising since gm and gds are not affected. Channel
temperatures below Text ≈ 200 ◦C do not significantly affect
the temperature-dependent mobility and saturation velocity
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[27] and, thus, the high-frequency performance. However,
at high fields above Eds,int = 1 V/µm self-heating leads to
a significant increase of the channel temperature, which is
additionally boosted by an increase of the thermal resistance.
Therefore, there would be a clear improvement in fT and fmax
at Eds,int above 1 V/µm, if the self-heating case is avoided,
from approximately 18 GHz up to approximately 30 GHz and
40 GHz, respectively.
IV. SUMMARY AND CONCLUSIONS
In summary, we studied the effects of self-heating and ex-
ternal heating on the high-frequency performance of graphene
field-effect transistors. We presented a new method, that allows
for evaluation of the thermal resistance of GFETs with a
submicron gate length. The method has the advantage that
in addition to the temperature, it also allows for evaluation
of the output conductance, the effective channel velocity, the
charge carrier concentration, the saturation velocity and the
mobility. Hence, it allows for studying the effect of self-
heating and external heating on these parameters. Another
advantage is that our method does not rely on the estimate
of the charge carrier concentration derived from the applied
gate voltage, since there is typically some shift of the Dirac
point during extensive measurements due to charge trapping
and detrapping in the gate oxide, that is dependent on the
measurement sweeping rate [33], [34]. Analysis of the exper-
imental and theoretical dependencies of the transit frequency
and maximum frequency of oscillation of GFETs on the drain-
source voltage and different external temperatures indicates
that at the power densities above approximately 1 mW/µm2
the high-frequency performance significantly degrades due to
self-heating. For instance, the extrinsic fT and fmax decrease
from approximately 25 GHz down to 20 GHz explained by
a decrease in the low-field mobility and saturation velocity,
although he drain conductance decreases with temperature.
This work provides valuable insights for further development
of GFETs for high-frequency applications, taking into account
self-heating as well as external heating effects on the high-
frequency performance. The self-heating effect can be signif-
icant, particularly for GFETs on flexible polymer substrates
[54], in which the thermal conductivity is typically lower than
that of rigid substrates. In future work, a temperature depen-
dent nonlinear Rth model for the GFET system is required for
more accurate simulations of the GFET channel temperature
and corresponding further optimization of the device design.
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